Random number generators are a vital component in many cryptographic algorithms and systems, such as generation of keys in secret key cryptography and public key cryptography. For cryptographic applications, True Random Number Generator utilizes unpredictability as the key component. Insufficient entropy produces predictable keys, so the major concern is to have a better entropy source. Entropy source which is based on a delay chain structure is presented in this paper. Here the randomness is generated by the timing differential existing between the clock and the data signal. In this design the delays are adjusted so that the data can be sampled at the limit of switching point The proposed design is very simple as it is based on a loop structure which does not contain any complex structures like Delay Locked Loop (DLL).
Introduction
Random numbers are key components in large scale simulations across many applications including communications cryptographic applications, computer simulations etc. For all these applications, the quality of random numbers plays a central role in ensuring that output is truly unpredictable. It is necessary for protecting the secrecy of information from external attacks by making it unpredictable. TRNG plays a major role in cryptographic applications, as it is theoretically unpredictable. This unpredictability depends on the randomness of the numbers generated from it. There are two types of random number generators. The true random number generator (TRNG) produces its output from a physical noise source whereas a pseudorandom number generator (PRNG) produces long sequence of random bits based on a deterministic algorithm. So, for a PRNG, if the initial seed is known, it is able to predict the upcoming random bits. So, a PRNG is less unpredictable. So for high security applications a TRNG is best suitable.
Pseudo Random Number Generator
Pseudo random numbers, as its name signifies it is not true random. PRNG uses computational algorithms that can produce long sequences of random bits, which will be completely determined by an initial value, known as a seed value or key. As a result, the entire random sequence can be reproduced if the initial seed value is known. This type of random number generator is often called a pseudorandom number generator. This type of generators typically does not rely on sources of naturally occurring entropy. A PRNG can be started from an arbitrary initial state using the initial value, seed or key. It will always produce the same sequence thereafter when initialized with that same state. The maximum length of the sequence it begins to repeat is determined by the size of the state. So, if the size of the state is larger, the unpredictability will be more. There are many methods to generate pseudorandom sequences. A common method of producing a PRNG is to use the output of a linear feedback shift register (LFSR). A linear feedback shift register (LFSR) is a shift register, whose input bit is a linear function of its previous state value.
True Random Number Generator
The true random number generation method generates random bits from physical phenomenon that is expected to be random and then compensates for possible biases and correlations existing between the bits by post-processing mechanism. The physical phenomenon includes measuring atmospheric noise, thermal noise, and other external electromagnetic phenomena.
The basic schematic of a TRNG is shown in Fig 1. The basic blocks of a TRNG include: entropy source energy harvesting unit post-processing stage.
Entropy source includes thermal noise, clock jitter, metastability and chaos. One of the concerns of the analogue source is it should be independent of the external disturbances, which may adversely affect the reliability of the randomness generation. Therefore the selection of random source has a great importance in the amount of randomness.
The second component is the entropy harvesting system. It is by this entropy harvesting mechanism the entropy sources can be tapped into. This is a critical component in TRNG, which determines the quality of random number generator.
The third component is the post processing section which is used to improve the quality of TRNG. This is for balancing the bias between the bits '1' and '0'.Additional post processing stage is to improve the statistical properties of the digitized noise. Bias removal usually involves bit compression techniques. So this additional post processing stage reduces the amount of available output bits obtained from the entropy source. The simplest solution for bias reduction is the use of a subsequent XOR corrector. There are also many other post processing methods for bias reduction. True randomness can be extracted from analogue noisy elements. But the limitation of the analogue elements is the dependency on the external environment conditions. There are many digital sources which act as entropy sources. Mainly there are two methods to generate true randomness from digital components. The commonly used method is to use ring oscillators or PLLs where clock jitter is the source of randomness. Another method is to force bistable elements to a metastable state and sample their output state.
The design of TRNG which utilizes a ring oscillator array requires more area, as ROs occupy more area and less power efficient. In Tsoi and Leung [1] high quality random bits are generated by harvesting randomness by exploiting the oscillator phase noise in a ring oscillator. Random bits are produced by sampling a high frequency clock using a ring oscillator along with external resistors and capacitors. But the TRNG is easily affected because of these external components. In Kwok and Lam [2] randomness extraction is from Delay Lock Loop (DLL) generated clock jitter. The jitter in the DLL generated clock is exploited by using it to sample an accurate high frequency clock. To remove the bias and correlation between the bits de-skewing techniques were also used. But the probability of occurrence of jitter is small because due to advancement in technology, DLL generated clock is stable. In FPGAs, the commonly used method to generate randomness is to use Phase Lock Loop (PLL) or ring oscillator (RO) [3] [4] [5] . Another method to extract randomness in a digital circuit is by forcing a bistable circuit to achieve a metastable state.
Metastability Based TRNGs
Varchola and Drutarovsky [6] proposed a TRNG that utilizes metastability as source of randomness. It uses Transition Effect Ring Oscillator (TERO) as entropy source. TERO is a kind of bistable flip-flop and it is forced to be at metastable state. TERO is similar to RS flip-flop, which can be forced into indeterminate state by controlling its input. Eventhough, TERO is not similar to RS FF by its functionality, but it also escapes from the metastable state due to lengthened feedback paths. This behaviour is known as oscillatory metastable condition. It is having higher entropy rate when compared to other RO structures, but it is having limited data rate. Majzoobi et al [7] proposed a closed loop TRNG which utilizes a programmable delay line to ensure metastability. Feedback loop is provided to constantly monitor the output bit probabilities. The PDLs are capable of adjusting signal propagation delays with higher resolutions .The feedback system provides robustness against any attacks. The disadvantage of this design is that the entropy is less and is due to the difficulty to generate metastability. J.Danger et al [8] proposed an open loop circuit design which uses delay chain to capture the metastability behavior from the D flip-flop. Metastability is achieved by the clock to data delay variation. The advantage of this generator design is that a simple structure is used to generate randomness. In this design, the delay between data and clock edge should be controlled with fine resolution so that data edge catches the clock edge. The higher the resolution, the greater is the probability to obtain metastability. In order to do so, a latch chain with slightly different incremental delays at the data and clock inputs is used. The incremental race between the clock and data signals throughout this chain is used to catch the metastable behaviour.
Digital circuit can exhibit metastable behavior when the input to the flip-flop is asynchronous to the system clock. When an asynchronous input violates the setup and hold times of the flip-flop, the resulting metastable state can cause oscillatory behavior in the output of flip-flop. Flip-flop samples the data signal at its clock edge. The data signal must be stable around the clock edge. If data signal is changing when it is sampled, metastbility can occur. If the data changes during the aperture between the setup and hold times, the output will be unpredictable. The delay between data and clock signals should be controlled in such a way that data edge should catch the clock edge. For this the delay chains are added to the clock and data paths. This incremental delay between the data and clock paths is used to catch the metastable state. The output of the latches is then XORed to get random bit [8] .
In order to achieve better randomness entropy decide the optimum entropy source design, which utilizes a structure to harvest the non uniformity timing which exists in a digital circuit. In order to harvest this non uniformity variable delay element is placed in the data path as well as in clock path.
Proposed Design and Implementation

Design of Entropy Source with Variable Delay Element in Clock Path
Fig 2: Open loop TRNG
The principle of a TRNG is to sample the data signal relative to clock frequency as shown in Fig 2. The principle of TRNG is to use same signal for both clock and data path. Here in this design the delays are adjusted so that the data can be sampled at the limit of switching point i.e. around , with Vdd being the supply voltage. The external disturbances will determine whether the D flip-flop output will go towards 0, Vdd or a metastable state. The metastable state is converged to a stable state only after some time which will leads to metastability.
In order to harvest the randomness from the entropy source design shown in Fig.3 , the delay combination is controlled. In this design in order to vary the clock period in each clock cycle, the variable delay unit is placed in the clock path. This clock signal will sample the data signal at each positive edge of the clock. The variable element used here is an inverting element, whose delay is randomly varied by means of a Linear Feedback Shift Register.
The design can be modified by varying the delay of data path according to the clock frequency. A TRNG can be designed by sampling an accurate high frequency clock, with an unstable low frequency clock. The output rate is at the frequency of the slow clock. The high frequency clock is given to the data path. In the new design, as shown in Fig.4 , the frequency of the data is varied with a variable delay line. Then the data line is sampled by the clock signal by means of D flip-flop. Every delay element output is sampled by its own DFF. The n DFFs use the same common clock which is routed by a specific rail which consists of inverters. The DFF outputs are then XORed in order to capture the any changes in the DFF. Finally the output is sampled by a DFF to get random bits. To get the double data rate the odd flip flop outputs are XORed together and the even flip flop outputs are XORed together .Then both XORed outputs are sampled at both the falling and rising edges of the clock by means of a D flipflop.
Results and discussion
Entropy source with the variable delay line at both the clock path and data path is designed. Both these designs are synthesized using Xilinx ISE Design Suite 14.2 and by comparing both these techniques, it is found that the randomness is more when the variable delay chain is placed in the data path. In a D flip-flop metastability will occur if the data is continuously changing around the clock edge when it is sampled. So, the unpredictability is more when the frequency of data is continuously varying. As the unpredictability is more, the amount of randomness is also more. In order to make sure quality randomness generation, there should be more delay steps.
The simulation results of both the two entropy designs are shown below: The simulation result of the entropy source when the variable delay unit is placed in the data path is shown in Fig 6 .By comparing the two results from Table 1 , it is found that randomness is better achieved when the data signal is varied frequently and it is sampled by means of a clock signal. The delay between the data and clock signal should be controlled in such a way that the bistable device must attain metastability. The doubled data rate can be achieved when the output bits qd and qdbar are sampled at both the rising and falling edge of the clock signal. Thus the problem of fewer throughputs is solved. The bias reduction can be achieved by adding extra post processing stage. The additional post processing is to improve the statistical properties of the gathered digitized noise. Bias removal usually involves bit compression techniques. So, the additional post-processing stage reduces the amount of available output bits obtained from the entropy source .So, optimum post-processing stage has to be chosen. The simpler post processing method is using XOR correctors. The randomness must be analysed by means of statistical test suites like, NIST test suite [10] .
5.Conclusion
For high speed cryptographic applications, a high speed true random number generator is required. The randomness of a true random number generator mainly depends on the selection of entropy source. The two design methodologies of entropy source are being compared by means of its randomness. According to simulation results, the entropy source with variable delay line on the data path produces more randomness when compared to the entropy source with variable delay line on the clock path. This is achieved because the unpredictability is more when the frequency of data is continuously varying. As the unpredictability is more, the amount of randomness is also more.
Further work can be done using Look up table (LUT) based delay elements which is used to generate metastability. A major advantage of LUT based RNGs over FPGA based RNGs, is that they can be reconstructed by using simple algorithm.
